New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

学习交流 #1

Open

xiaohao786 opened this issue Nov 10, 2024 · 0 comments

xiaohao786 commented Nov 10, 2024

您好，请问AD9361R2 Evaluation Software生成的配置文件怎么转换成Verilog，期待您的回复。

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment