Skip to content

Latest commit

 

History

History
11 lines (7 loc) · 565 Bytes

README.md

File metadata and controls

11 lines (7 loc) · 565 Bytes

FPGA-FIR-Filter

Learn how to implement an FIR filter on an FPGA. Video lectures explain algorithm and implementation of a sharpness filter for video signal processing. Real hardware is available as a remote lab.

Algorithm design with Octave. FPGA code and self-checking testbench in VHDL.

Project page with video lectures and access to the remote lab: https://www.h-brs.de/de/fpga-vision-lab

The FPGA Vision Remote Lab is Open Education.

alt text