Skip to content

History / LiteX for Hardware Engineers

Revisions

  • Reflect litex_server and litex_client changes

    @DurandA DurandA committed Jul 15, 2019
    f86b526

  • Updated LiteX for Hardware Engineers (asciidoc)

    @DurandA DurandA committed Jul 8, 2019
    811a534

  • Update documentation with s/or1k/mor1kx/gc

    @mithro mithro committed Jul 5, 2019
    e97ad11

  • Updated LiteX for Hardware Engineers (asciidoc)

    @TomKeddie TomKeddie committed Jun 6, 2019
    720a65e

  • Add xci example for specials.

    @TomKeddie TomKeddie committed Jun 6, 2019
    ea2eab9

  • add pwm, classicled to docs

    @bunnie bunnie committed May 20, 2019
    65057be

  • fix a spacing issue

    @bunnie bunnie committed May 7, 2019
    209b255

  • add docs on bussynchronizer

    @bunnie bunnie committed May 7, 2019
    41eeff4

  • improve formatting

    @bunnie bunnie committed May 5, 2019
    db38f55

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 5, 2019
    9eeaf5e

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 5, 2019
    b485796

  • add examples / details on how to use Memory() specials

    @bunnie bunnie committed May 5, 2019
    f8d8130

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    f1b15df

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    dc0f0b0

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    a062d56

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    b2ebd0f

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    0e22ce8

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    8842b89

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    65edcb9

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    7f3ea0f

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    a871b01

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    2b424f1

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed May 3, 2019
    1c48f48

  • Updated LiteX for Hardware Engineers (asciidoc)

    @bunnie bunnie committed Apr 18, 2019
    81d1242

  • Updated LiteX for Hardware Engineers (asciidoc)

    @mithro mithro committed Oct 17, 2018
    fee0030

  • add note that Migen Cat() operator bit order is opposite of verilog

    @bunnie bunnie committed Oct 10, 2018
    190693f

  • Updated LiteX for Hardware Engineers (asciidoc)

    @xobs xobs committed Sep 13, 2018
    a89253a

  • Updated LiteX for Hardware Engineers (asciidoc)

    @xobs xobs committed Sep 13, 2018
    f9f3cf6

  • Updated LiteX for Hardware Engineers (asciidoc)

    @xobs xobs committed Sep 13, 2018
    eea5e32

  • Fix missing equals on FSM.

    @mithro mithro committed Aug 23, 2018
    7ad7d7f