Skip to content

Files

Latest commit

a5194e1 · Oct 28, 2023

History

History
9 lines (9 loc) · 244 Bytes

README.md

File metadata and controls

9 lines (9 loc) · 244 Bytes

SystemVerilog Sample Codes for FPGA practice

Related book (Japanese) is available from https://ghz-ws.booth.pm/items/5209223
-SW and LED control
-7-seg decoder
-Rotary decoder
-UART
-SPI
-Divider
-SQRT