You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
I use your FP32 code to compile: armclang-static-march =armv8.4-a+ sve-Wall-O3 --target=aarch64-arm-none- eabi-o simeng_matmul_fp32 main.c matmu. c
Then I ran Simeng:/SimEng/bin/simeng /SimEng/configs/a64fx_SME.yaml /SimEng/simeng_matmul_fp32
However, the following error will be reported:
[SimEng] Build metadata:
[SimEng] Version: 0.9.6
[SimEng] Compile Time - Date: 10:28:12 - Jan 2 2025
[SimEng] Build type: Release
[SimEng] Compile options: $<$<COMPILE_LANGUAGE:CXX>:-fno-rtti>;-Wall;-pedantic;-Werror
[SimEng] Test suite: ON
[SimEng] Running in Out-of-Order mode
[SimEng] Workload: /home/zhuk/SimEng/simeng_matmul_fp32
[SimEng] Config file: /home/zhuk/SimEng/configs/a64fx_SME.yaml
[SimEng] ISA: AArch64
[SimEng] Auto-generated Special File directory: True
[SimEng] Special File directory used: /home/zhuk/SimEng/build/specialFiles/
[SimEng] Number of Cores: 1
[SimEng] Starting...
[SimEng:ExceptionHandler] Encountered alias not-yet-implemented exception
[SimEng:ExceptionHandler] Generated by instruction:
[SimEng:ExceptionHandler] 0x000000000000b3e8: 6b 15 cb 93 ror x11, x11, #5
[SimEng:ExceptionHandler] opcode ID: 1751
[SimEng:Core] Halting due to fatal exception
[SimEng] branch.executed: 5
[SimEng] branch.mispredict: 0
[SimEng] branch.missrate: 0%
[SimEng] cycles: 21
[SimEng] decode.earlyFlushes: 0
[SimEng] dispatch.rsStalls: 3
[SimEng] fetch.branchStalls: 8
[SimEng] flushes: 0
[SimEng] ipc: 0.62
[SimEng] issue.backendStalls: 4
[SimEng] issue.frontendStalls: 3
[SimEng] issue.portBusyStalls: 0
[SimEng] lsq.loadViolations: 0
[SimEng] rename.allocationStalls: 0
[SimEng] rename.lqStalls: 0
[SimEng] rename.robStalls: 0
[SimEng] rename.sqStalls: 0
[SimEng] retired: 13
How can I fix it?I'm using code from your warehouse. Why are there errors.
The text was updated successfully, but these errors were encountered:
Hi, please could you try running this on our dev branch?
I suspect that the compiler you are using has generated an instruction we do not have execution logic for yet on main, whereas dev is more up to date, especially for SME related things
I use your FP32 code to compile: armclang-static-march =armv8.4-a+ sve-Wall-O3 --target=aarch64-arm-none- eabi-o simeng_matmul_fp32 main.c matmu. c$<$ <COMPILE_LANGUAGE:CXX>:-fno-rtti>;-Wall;-pedantic;-Werror
Then I ran Simeng:/SimEng/bin/simeng /SimEng/configs/a64fx_SME.yaml /SimEng/simeng_matmul_fp32
However, the following error will be reported:
[SimEng] Build metadata:
[SimEng] Version: 0.9.6
[SimEng] Compile Time - Date: 10:28:12 - Jan 2 2025
[SimEng] Build type: Release
[SimEng] Compile options:
[SimEng] Test suite: ON
[SimEng] Running in Out-of-Order mode
[SimEng] Workload: /home/zhuk/SimEng/simeng_matmul_fp32
[SimEng] Config file: /home/zhuk/SimEng/configs/a64fx_SME.yaml
[SimEng] ISA: AArch64
[SimEng] Auto-generated Special File directory: True
[SimEng] Special File directory used: /home/zhuk/SimEng/build/specialFiles/
[SimEng] Number of Cores: 1
[SimEng] Starting...
[SimEng:ExceptionHandler] Encountered alias not-yet-implemented exception
[SimEng:ExceptionHandler] Generated by instruction:
[SimEng:ExceptionHandler] 0x000000000000b3e8: 6b 15 cb 93 ror x11, x11, #5
[SimEng:ExceptionHandler] opcode ID: 1751
[SimEng:Core] Halting due to fatal exception
[SimEng] branch.executed: 5
[SimEng] branch.mispredict: 0
[SimEng] branch.missrate: 0%
[SimEng] cycles: 21
[SimEng] decode.earlyFlushes: 0
[SimEng] dispatch.rsStalls: 3
[SimEng] fetch.branchStalls: 8
[SimEng] flushes: 0
[SimEng] ipc: 0.62
[SimEng] issue.backendStalls: 4
[SimEng] issue.frontendStalls: 3
[SimEng] issue.portBusyStalls: 0
[SimEng] lsq.loadViolations: 0
[SimEng] rename.allocationStalls: 0
[SimEng] rename.lqStalls: 0
[SimEng] rename.robStalls: 0
[SimEng] rename.sqStalls: 0
[SimEng] retired: 13
How can I fix it?I'm using code from your warehouse. Why are there errors.
The text was updated successfully, but these errors were encountered: