DFX

UltraScale+ Device Architecture Tutorials See Vivado™ Development Environment on amd.com

Dynamic Function eXchange (DFX)

This repository contains tutorials that augment the fundamental tutorials found in the Dynamic Function eXchange Tutorial Guide UG947. These examples show design flow features that are common to all devices that support DFX. Additional DFX tutorials can be found under device-specific categories:

• All Devices (General)
• Versal

Tutorial	Description
Parallel Compilation of SLRs using Abstract Shell Technology	This tutorial demonstrates a methodology to hierarchically arrange your design to achieve maximum QoR with minimal compile time for designs targeting multi SLR devices in Ultrascale+.
Using the DFX Decoupler and DFX AXI Shutdown Manager IP	This tutorial demonstrates the use of the two Xilinx IP -- the DFX Decoupler IP and the DFX AXI Shutdown Manager IP -- that help isolate dynamic regions during reconfiguration. This example shows the IP used in Zynq Ultrascale+ but the concepts apply to all architectures that support DFX.

---

_{Copyright © 2020–2024 Advanced Micro Devices, Inc.}

^{Terms and Conditions}