Skip to content

Pull requests: Xilinx/llvm-aie

New pull request New
51 Open 215 Closed
51 Open 215 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[AIE2P] Legalization and instruction selection support for G_FADD/G_FSUB
#274 opened Jan 16, 2025 by katerynamuts Loading…
[AIE2P] Support end to end bfp16 conversion C intrinsics
#273 opened Jan 16, 2025 by khallouh Loading…
[AIE2P] Combine G_SHUFFLE_VECTOR into G_AIE_VSEL
#272 opened Jan 16, 2025 by katerynamuts Loading…
[AIE2][AIE2P] Scalarize G_FABS
#271 opened Jan 16, 2025 by katerynamuts Loading…
Model accumulators as integers + support missing broadcast intrinsics.
#270 opened Jan 15, 2025 by SagarMaheshwari99 Loading…
[AIE2P] Support exponent register classes in RegisterBankSelect
#268 opened Jan 15, 2025 by khallouh Loading…
1
[AIE2P] ld.lld support
#267 opened Jan 15, 2025 by martien-de-jong Loading…
2
[AIE2P] Update AIE2PGenInstrInfo.td
#266 opened Jan 15, 2025 by mludevid Loading…
3
[AIE2P] Support spilling Load/Store FIFO registers and PLFR super registers
#265 opened Jan 15, 2025 by khallouh Loading…
1
[AIE2P] Fix Accumulator Register Bank assignment for G_STORE
#264 opened Jan 15, 2025 by khallouh Loading…
11
Prune all Python versions from hosted tool cache prior to building
#263 opened Jan 15, 2025 by philippjh Loading…
5
[AIE2] Legalize G_AND for <8 x s64> vector.
#262 opened Jan 15, 2025 by SagarMaheshwari99 Loading…
Remove reinterpret_cast.
#260 opened Jan 13, 2025 by SagarMaheshwari99 Loading…
Combine vextract and vbroadcast into VEXTBCST
#257 opened Jan 13, 2025 by abhinay-anubola Loading…
3
[AIE] Add missing addressing intrinsics using dims_2d_t/dims_3d_t
#256 opened Jan 10, 2025 by khallouh Loading…
1
[AIE] Solve it. Work In Progress adding a solver-based postpipeliner
#255 opened Jan 10, 2025 by martien-de-jong • Draft
[AIE NFC] Postpipeliner cleanups and refactorings
#253 opened Jan 8, 2025 by martien-de-jong Loading…
9
[AIEX] Schedule SWP epilogue with "free" instructions
#247 opened Dec 10, 2024 by andcarminati Loading…
141
Rename GPR Register in innermost loop body
#245 opened Nov 26, 2024 by F-Stuckmann • Draft
27
Add support for bfloat in VInsert PreLegalizerCombiner
#243 opened Nov 21, 2024 by abhinay-anubola Loading…
23
[AIE2] Fix memory access cycle for TM instructions
#240 opened Nov 20, 2024 by katerynamuts • Draft
5
Support for allowing direct VEXTRACT to 20-bit registers
#233 opened Nov 8, 2024 by abhinay-anubola Loading…
61
[AIEX] Ignore bank conflict if in the next cycle we cannot schedule the instruction.
#229 opened Nov 1, 2024 by krishnamtibrewala • Draft
11
[GlobalISel] Match G_SHUFFLE_VECTORs representing sub-vector extracts
#224 opened Oct 25, 2024 by konstantinschwarz • Draft
14
[AIEX] Use delayed MOV when possible
#223 opened Oct 24, 2024 by krishnamtibrewala • Draft
ProTip! Add no:assignee to see everything that’s not assigned.