This repo contains implementations of single-cycle CPU and pipelined CPU.
This experiment is conducted on Nexys A7 board. When choosing the boards and chips on Vivado, include the files in the installation path of Vivado, and use the following settings:
-
Parts
- Family: Artix 7
- Package: csg324
- Speed: -1
-
Board
- Input: Nex