a32: overclock: Reduce cpu speeds more

ahnet-69 · Apr 14, 2024 · 79ebcc9 · 79ebcc9
1 parent 7b7648e
commit 79ebcc9
Show file tree

Hide file tree

Showing 2 changed files with 10 additions and 10 deletions.
diff --git a/drivers/misc/mediatek/base/power/cpufreq_v1/src/mach/mt6768/mtk_cpufreq_opp_pv_table.h b/drivers/misc/mediatek/base/power/cpufreq_v1/src/mach/mt6768/mtk_cpufreq_opp_pv_table.h
@@ -439,13 +439,13 @@ static unsigned int FY_G75Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
 	{ 500, 20, 4, 1 },
 
 	/* B */
-	{ 2500, 94, 1, 1 },
-	{ 2333, 92, 1, 1 },
-	{ 2166, 90, 1, 1 },
 	{ 2000, 88, 1, 1 },
 	{ 1933, 85, 1, 1 },
 	{ 1866, 80, 1, 1 },
+        { 1848, 80, 1, 1 },
+        { 1833, 80, 1, 1 },
 	{ 1800, 75, 1, 1 },
+        { 1786, 69, 2, 1 },
 	{ 1681, 69, 2, 1 },
 	{ 1532, 64, 2, 1 },
 	{ 1473, 59, 2, 1 },

diff --git a/drivers/misc/mediatek/base/power/cpufreq_v1/src/mach/mt6768/mtk_cpufreq_opp_table.h b/drivers/misc/mediatek/base/power/cpufreq_v1/src/mach/mt6768/mtk_cpufreq_opp_table.h
@@ -688,13 +688,13 @@
 #define CPU_DVFS_FREQ15_LL_G75          500000          /* KHz */
 
 /* for DVFS OPP table B */
-#define CPU_DVFS_FREQ0_L_G75		2500000		/* KHz */
-#define CPU_DVFS_FREQ1_L_G75		2333000		/* KHz */
-#define CPU_DVFS_FREQ2_L_G75		2166000		/* KHz */
-#define CPU_DVFS_FREQ3_L_G75		2000000		/* KHz */
-#define CPU_DVFS_FREQ4_L_G75		1933000		/* KHz */
-#define CPU_DVFS_FREQ5_L_G75		1866000		/* KHz */
-#define CPU_DVFS_FREQ6_L_G75		1800000		/* KHz */
+#define CPU_DVFS_FREQ0_L_G75		2000000		/* KHz */
+#define CPU_DVFS_FREQ1_L_G75		1933000		/* KHz */
+#define CPU_DVFS_FREQ2_L_G75		1866000		/* KHz */
+#define CPU_DVFS_FREQ3_L_G75            1848000         /* KHz */
+#define CPU_DVFS_FREQ4_L_G75            1833000         /* KHz */
+#define CPU_DVFS_FREQ5_L_G75		1800000		/* KHz */
+#define CPU_DVFS_FREQ6_L_G75            1786000         /* KHz */
 #define CPU_DVFS_FREQ7_L_G75		1681000		/* KHz */
 #define CPU_DVFS_FREQ8_L_G75		1532000		/* KHz */
 #define CPU_DVFS_FREQ9_L_G75		1473000		/* KHz */