Skip to content
View harunkovacevic's full-sized avatar

Block or report harunkovacevic

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. chili-chips-ba/openCologne chili-chips-ba/openCologne Public

    Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https:/…

    Verilog 47 5

  2. chili-chips-ba/openeye-CamSI chili-chips-ba/openeye-CamSI Public

    A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open …

    Verilog 32 6

  3. chili-chips-ba/openXC7-TetriSaraj chili-chips-ba/openXC7-TetriSaraj Public

    Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented…

    Verilog 20 1

  4. chili-chips-ba/wireguard-fpga chili-chips-ba/wireguard-fpga Public

    Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

    VHDL 39