-
Notifications
You must be signed in to change notification settings - Fork 4
Issues: VVViy/VVViy.github.io
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Design Space Exploration Methods - Max's Blog
Gitalk
/2022/12/31/DSE/
#13
opened Mar 2, 2023 by
VVViy
All-In-One Platform for Chip Design - Max's Blog
Gitalk
/2022/07/26/IC-platform/
#12
opened Jul 29, 2022 by
VVViy
create the NVDLA IP for the nv_small with Vivado and manage the connections with the Zynq UltraScale
#9
opened Jan 15, 2019 by
ghost
NVDLA HW Source Code Analysis - Max's Blog
Gitalk
/2019/01/11/NVDLA-Source-Code-Analysis/
#8
opened Jan 14, 2019 by
VVViy
Learning Chisel and Scala - Max's Blog
Gitalk
/2018/12/12/Learning-Chisel-and-Scala-Part-II/
#7
opened Dec 13, 2018 by
VVViy
Learning Chisel and Scala - Max's Blog
Gitalk
/2018/12/01/Learning-Chisel-and-Scala-Part-I/
#6
opened Dec 1, 2018 by
VVViy
nv_small FPGA Mapping Workflow - Max's Blog
Gitalk
/2018/09/12/nv_small-FPGA-Mapping-Workflow-I/
#4
opened Oct 18, 2018 by
VVViy
nv_small FPGA Mapping Workflow - Max's Blog
Gitalk
/2018/09/17/nv_small-FPGA-Mapping-Workflow-II/
#3
opened Oct 18, 2018 by
VVViy
Device Tree Survey and Summary - Max's Blog
Gitalk
/2018/10/02/Device-Tree-Survey-and-Summary/
#2
opened Oct 18, 2018 by
VVViy
ProTip!
Add no:assignee to see everything that’s not assigned.